Go Back   Clunk's Forums. > Product Reviews. > Reviews.

Reply
 
LinkBack Thread Tools Display Modes

  #51  
Old 20-12-2008, 20:26
Junior Member
 
Join Date: Nov 2008
Posts: 20
Thanks: 0
Thanked 0 Times in 0 Posts
Default

Clunk, any tips for the advanced driving strength options? I just got this board in yesterday and have been playing around with it a bit, but there doesn't seem to be much documentation about the different levels of data and clk strength and the DLL skews, i.e. does the strength increase as the numbers go up or decrease. There has to be some kind of logical methodology to selecting the values...
Reply With Quote

  #52  
Old 31-12-2008, 02:24
Clunk's Avatar
Monkey Trousers.
Clunk's System Specs
 
Join Date: Sep 2007
Location: Manchester, UK
Posts: 9,442
Thanks: 549
Thanked 486 Times in 442 Posts
Default

Sorry for the late reply here, I completely missed your post

I don't have the board any longer and mine had a few options that didn't work as it was a pre-retail sample, but Praz is still working on his, so hopefully he can answer your question when he sees this
Reply With Quote

  #53  
Old 31-12-2008, 13:49
Junior Member
 
Join Date: Nov 2008
Posts: 20
Thanks: 0
Thanked 0 Times in 0 Posts
Default

I found an article on Madshrimps that explained what the options do that made sense to me. I figured out I first needed to find a skew model that will let me boot/fully post, then play with the drive strength options for memtest stability.
Reply With Quote

  #54  
Old 31-12-2008, 15:23
SuperMod
 
Join Date: May 2008
Location: Missouri, USA
Posts: 314
Thanks: 1
Thanked 78 Times in 59 Posts
Default

The DLL Skew models set signal timings between the Northbridge and memory modules and alter the impedance of the circuit to math the modules.

The two driving strengths seem to be grouped as two separate sets. Even numbers and odd numbers. The higher the number the stronger the signal.

Tuning DLL model first is the best course of action. Because of impedance and signal swing the optimal settings can change based of the FSB.
Reply With Quote

LP DK X48-T2RSB Plus - E8600, 550x8, Page 1 Of 3
  #55  
Old 31-12-2008, 16:10
SuperMod
 
Join Date: May 2008
Location: Missouri, USA
Posts: 314
Thanks: 1
Thanked 78 Times in 59 Posts
Default LP DK X48-T2RSB Plus - E8600, 550x8, Page 1 Of 3


DFI DK X48-T2RSB PLUS, 09/23 BIOS
550x8, Memory 1100MHz
E8600
2x2GB OCZ Flex II PC2-9200 1150MHz 5-5-5-18
SAPPHIRE 4870 Crossfired
Orange Slots Used For Memory


click for larger image


click for larger image


click for larger image


click for larger image



Code:
CPU Feature Page
Thermal Management Control................Enabled
PPM (EIST) Mode...........................Enabled
Limit CPUID MaxVal........................Disabled
CIE Function..............................Auto
Execute Disable Bit.......................Enabled
Virtualization Technology.................Enabled
Core Multi-Processing.....................Enabled

Main BIOS Page
Exist Setup Shutdown......................Mode 2
Shutdown After AC Loss....................Disabled
O.C. Fail Retry Counter...................0
O.C. Fail CMOS Reload.....................Disabled
CPU Clock Ratio...........................8x
CPU N/2 Ratio.............................Disabled
CPU Clock.................................550 MHz
Boot Up Clock.............................Auto
CPU Clock Amplitude.......................800mV
CPU Clock0 Skew...........................200ps
CPU Clock0 Skew...........................0ps
DRAM Speed................................400/800
PCIE Clock................................105MHz

CPU Spread Spectrum.......................Disabled
PCIE Spread Spectrum......................Disabled

Voltage Setting Page 
CPU VID Control...........................Auto
CPU VID Special Add.......................115%
DRAM Voltage Control......................2.000V
SB Core/CPU PLL Voltage...................1.510V
NB Core Voltage...........................1.604V
CPU VTT Voltage...........................1.415V
VCore Droop Control.......................Enabled
Clockgen Voltage Control..................3.45V
GTL+ Buffers Strength.....................Strong
Host Slew Rate............................Weak
MCH RON Offset Value......................00
MCH RTT Offset Value......................00
MCH Slew Rate Offset Value................00
MCH VREF 1 Value..........................A8
MCH VREF 2 Value..........................B0
MCH VREF 3 Value..........................A8
CPU GTL 0/2 REF Volt......................0.667X
CPU GTL 1/3 REF Volt......................0.667X
North Bridge GTL REF Volt ................0.61X

DRAM Timing Page
Enhance Data Transmitting.................Auto
Enhance Addressing........................Auto
T2 Dispatch...............................Auto
Clock Setting Fine Delay..................Listed Below

CAS Latency Time (tCL)....................Auto
RAS# to CAS# Delay (tRCD).................Auto
RAS# Precharge (tRP)......................Auto
Precharge Delay (tRAS)....................Auto
All Precharge to Act......................Auto
REF to ACT Delay (tRFC)...................Auto
Performance Level.........................Auto
Read Delay Phase Adjust...................Listed Below
MCH ODT Latency...........................Auto
Write to PRE Delay (tWR)..................Auto
Rank Write to Read (tWTR).................Auto
ACT to ACT Delay (tRRD)...................Auto
Read to Write Delay (tRDWR)...............Auto
Ranks Write to Write (tWRWR)..............Auto
Ranks Read to Read (tRDRD)................Auto
Ranks Write to Read (tWRRD)...............Auto
Read CAS# Precharge (tRTP)................Auto
ALL PRE to Refresh........................Auto

Read Delay Phase Adjust Page
Channel 1 Phase 0 Pull-In.................Auto
Channel 1 Phase 1 Pull-In.................Auto
Channel 1 Phase 2 Pull-In.................Auto
Channel 1 Phase 3 Pull-In.................Auto
Channel 1 Phase 4 Pull-In.................Auto

Channel 2 Phase 0 Pull-In.................Auto
Channel 2 Phase 1 Pull-In.................Auto
Channel 2 Phase 2 Pull-In.................Auto
Channel 2 Phase 3 Pull-In.................Auto
Channel 2 Phase 4 Pull-In.................Auto

Clock Setting Fine Delay Page
DRAM CLK Driving Strength.................Level 2
DRAM Data Driving Strength................Level 6
Ch1 DLL Default Skew Model................Model 0
Ch2 DLL Default Skew Model................Model 0

Fine Delay Step Degree....................5ps


Ch1 Clock Crossing Setting................Auto
DIMM 1 Clock fine delay...................Current 1862ps
DIMM 2 Clock fine delay...................Current  979ps
DIMM 1 Control fine delay.................Current 1046ps
DIMM 2 Control fine delay.................Current  445ps
Ch 1 Command fine delay...................Current   56ps

Ch2 Clock Crossing Setting................Auto
DIMM 3 Clock fine delay...................Current 1862ps
DIMM 4 Clock fine delay...................Current  912ps
DIMM 3 Control fine delay.................Current  890ps
DIMM 4 Control fine delay.................Current  879ps
Ch 2 Command fine delay...................Current   56ps

Ch1Ch2 CommonClock Setting................Auto

Ch1 RDCAS GNT-Chip Delay..................Auto
Ch1 WRCAS GNT-Chip Delay..................Auto
Ch1 Command to CS Delay...................Auto

Ch2 RDCAS GNT-Chip Delay..................Auto
Ch2 WRCAS GNT-Chip Delay..................Auto
Ch2 Command to CS Delay...................Auto

click for larger image
Reply With Quote

LP DK X48-T2RSB Plus - E8600, 550x8, Page 2 Of 3
  #56  
Old 31-12-2008, 16:11
SuperMod
 
Join Date: May 2008
Location: Missouri, USA
Posts: 314
Thanks: 1
Thanked 78 Times in 59 Posts
Default LP DK X48-T2RSB Plus - E8600, 550x8, Page 2 Of 3

XP SP3


click for larger image



click for larger image






3dx Max 2009 w/V-ray
Time to render: 12min 01sec


click for larger image



TMPGEnc XPress
1GB VOB file ripped from DVD movie


click for larger image



click for larger image



click for larger image
Reply With Quote

LP DK X48-T2RSB Plus - E8600, 550x8, Page 3 Of 3
  #57  
Old 31-12-2008, 16:12
SuperMod
 
Join Date: May 2008
Location: Missouri, USA
Posts: 314
Thanks: 1
Thanked 78 Times in 59 Posts
Default LP DK X48-T2RSB Plus - E8600, 550x8, Page 3 Of 3

Vista 64 Bit SP1


click for larger image



click for larger image



click for larger image



click for larger image






3dx Max 2009 w/V-ray
Time to render: 14min 13sec


click for larger image



TMPGEnc XPress
1GB VOB file ripped from DVD movie


click for larger image



click for larger image



click for larger image
Reply With Quote

  #58  
Old 31-12-2008, 16:18
Kelainefes's Avatar
Blaaaah
Kelainefes's System Specs
 
Join Date: Feb 2008
Location: Italy, Sardinia
Posts: 3,036
Thanks: 170
Thanked 208 Times in 194 Posts
Default

WOW those are some mean VTT and NB voltages right there!
Anyway excellent results.
__________________




Quote:
I see... Well. At this point I should inform you that I intend to form my own team, and destroy the molecular bonds that bind your very matter together and reduce the resulting particulate chaos to tears.
Quote:
Just about every Chinese person smokes. Even babies smoke. Trees smoke. Birds smoke.
Reply With Quote

  #59  
Old 31-12-2008, 17:09
SuperMod
 
Join Date: May 2008
Location: Missouri, USA
Posts: 314
Thanks: 1
Thanked 78 Times in 59 Posts
Default

The voltages are at the minimum needed for stability. I think I've got the same FSB posted in this thread for 2x1GB of ram. Didn't need anywhere near these voltages. This run also required the MCH VREF settings to be manually set.
Reply With Quote

  #60  
Old 02-01-2009, 13:24
Junior Member
 
Join Date: Nov 2008
Posts: 20
Thanks: 0
Thanked 0 Times in 0 Posts
Default

I'm amazed at your Cellshock 8000 C4 600MHz settings, Praz. I have that same kit, and I can get mine stable at DDR2-1200 with 2.05V on the 5:6 divider, but not with any of the clock crossing settings set to "More Aggressive." Mine also needed a different skew model.
Reply With Quote
Reply

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On




All times are GMT +1. The time now is 12:50.


vBulletin skins developed by: eXtremepixels
Powered by vBulletin® Version 3.8.1
Copyright ©2000 - 2009, Jelsoft Enterprises Ltd.
SEO by vBSEO 3.3.0
Copyright© Clunk.org.uk 2009
| Home | Register | FAQ | Calendar | Today's Posts | Search | New Posts |