g.skill

+ Reply to Thread
Page 2 of 7 FirstFirst 1 2 3 4 5 6 7 LastLast
Results 11 to 20 of 63

Thread: Overclocking Templates / BIOS Templates

  1. #11
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

    DFI LT X38-T2R LanParty Template

    PHP Code:
    [b]DFI LT X38-T2R LanParty[/b]
    [
    b]CPU Feature[/b]
    Thermal Management ControlDisabled
    PPM(EISTModeDisabled
    Limit CPUID MaxValDisabled
    CIE Function: Disabled
    Execute Disable BitDisabled
    Virtualization TechnologyDisabled
    Core Multi-ProcessingEnabled

    Exist Setup Shutdown
    Mode 2
    Shutdown after AC Loss
    Disabled
    CLOCK VC0 divider
    AUTO
    CPU Clock Ratio Unlock
    Enabled
    CPU Clock Ratio
    :
    Target CPU Clock:
    CPU Clock:
    Boot Up Clock:
    DRAM Speed:
    Target DRAM Speed:
    PCIE Clock100mhz
    PCIE Slot Config
    1X 1X

    CPU Spread Spectrum
    Disabled
    PCIE Spread Spectrum
    Disabled
    SATA Spread Spectrum
    Disabled

    [b]Voltage Settings[/b]
    CPU VID Control:
    CPU VID Special Add:
    DRAM Voltage Control:
    SB Core/CPU PLL Voltage:
    NB Core Voltage:
    CPU VTT Voltage:
    Vcore Droop ControlEnabled
    Clockgen Voltage Control
    3.45v
    GTL
    Buffers StrengthStrong
    Host Slew Rate
    Weak
    GTL REF Voltage Control
    Disable
    x CPU GTL1
    /REF Volt110
    x CPU GTL 0
    /REF Volt110
    x North Bridge GTL REF Volt
    110

    [b]DRAM Timing[/b]
    Enhance Data transmittingAUTO
    Enhance AddressingAUTO
    T2 DispatchDisabled

    [b]Clock Setting Fine Delay[/b]
    Ch1 Clock Crossing SettingAUTO
    DIMM 1 Clock fine delayCurrent
    DIMM 2 Clock fine delayCurrent
    Ch 1 Command fine delayCurrent
    Ch 1 Control fine delayCurrent


    Ch2 Clock Crossing Setting
    AUTO
    DIMM 3 Clock fine delayCurrent
    DIMM 4 Clock fine delayCurrent
    Ch 2 Command fine delayCurrent
    Ch 2 Control fine delayCurrent

    Ch1Ch2 CommonClock Setting
    Auto

    Ch1 RDCAS GNT
    -Chip DelayAuto
    Ch1 WRCAS GNT
    -Chip DelayAuto
    Ch1 Command to CS Delay
    Auto

    Ch2 RDCAS GNT
    -Chip DelayAuto
    Ch2 WRCAS GNT
    -Chip DelayAuto
    Ch2 Command to CS Delay
    Auto 

    CAS Latency Time 
    (tCL):
    RAS# to CAS# Delay (tRCD):
    RAS# Precharge (tRP):
    Precharge Delay (tRAS):
    All Precharge to ActAUTO
    REF to ACT Delay 
    (tRFC): AUTO
    Performance LVL 
    (Read Delay) (tRD): AUTO

    Read delay phase adjust
    Enter

    Ch1 Read delay phase 
    (4~0)
    Channel 1 Phase 0 Pull-InAuto
    Channel 1 Phase 1 Pull-InAuto
    Channel 1 Phase 2 Pull-InAuto
    Channel 1 Phase 3 Pull-InAuto
    Channel 1 Phase 4 Pull-InAuto

    Ch2 Read delay phase 
    (4~0)
    Channel 2 Phase 0 Pull-InAuto
    Channel 2 Phase 1 Pull-InAuto
    Channel 2 Phase 2 Pull-InAuto
    Channel 2 Phase 3 Pull-InAuto
    Channel 2 Phase 4 Pull-InAuto

    MCH ODT Latency
    AUTO
    Write to PRE Delay 
    (tWR): AUTO
    Rank Write to Read 
    (tWTR): AUTO
    ACT to ACT Delay 
    (tRRD): AUTO
    Read to Write Delay 
    (tRDWR): AUTO
    Ranks Write to Write 
    (tWRWR): AUTO
    Ranks Read to Read 
    (tRDRD): AUTO
    Ranks Write to Read 
    (tWRRD): AUTO
    Read CAS
    # Precharge (tRTP): AUTO
    ALL PRE to RefreshAUTO 
    Last edited by supershanks; 07-02-2008 at 16:05.

  2. #12
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

    Foxconn Mars

    PHP Code:
    [B][U]Foxconn Mars[/U][/B]    

    [
    B][U]Gladiator BIOS    [/U][/B]
    [
    B][I]CPU Features Sub Menu    [/I][/B]
    EIST Function.........................Disabled
    Limit CPUID MaxVal
    ...................Disabled
    C1E 
    Function...........................Disabled
    Execute Disable Bit
    ...................Disabled
    Virtualization Technology
    ...........Disabled
    Frequency Unlimit
    .....................Disabled
    Core Multi Proceessing
    ..............Enabled
    [B][I]Memory Timing Config Sub Menu    [/I][/B]
    Dram Timing Selectable    
    Cas  Latency Time 
    (tCL).............    
    Ras# to Cas# Delay (tRCD).........    
    Ras# Precharge (tRP)................    
    Precharge delay (tRAS)..............    
    Write to Precharge (tWR)...........    
    Row Refresh Cycle (tRFC)...........    
    Write to Read Delay (tWTR)........    
    Row to Row Delay (tRRD)    ..........
    Read to Precharge (tRTP)...........    
    Fast Chip Select.......................    
    Clock Per Command...................    
    Memory Channel0 DLL Adjust.......    
    Memory Channel1 DLL Adjust.......    
    Refresh Count Adjust.................    
    Performance Level....................    
    [
    B][I]All Voltage Control -Sub Menu    [/I][/B]
    CPU Voltage Multiplier............... v
    CPU Voltage Setting
    ..................v    
    Target CPU Voltage
    ...................v    
    Dram Voltage Setting
    .................v    
    NB Voltage Setting
    ....................v    
    CPU VTT Voltage Setting    
    ...........v
    SB Voltage Setting
    ....................v    
        
    Overclock Phase Select    Manual O
    .C.
    CPU Clock Ratio Unlock...............
    CPU Clock Ratio    ....................... Mhz
    CPU N
    /2 Ratio..........................
    Target CPU Core Speed.............
    CPU Clock............................... Mhz
    CPU Clock v Memory Speed
    .......    
    System Memory Speed............      Mhz
    PCI Express Clock
    ...................  Mhz
    PCI Clock
    ..............................33.33 Mhz
        
    Auto Detect PCI Clock    Enabled
    Spread Spectrum    Disabled
    Over Clock Recovery    Enabled 
    Last edited by supershanks; 07-02-2008 at 16:04.

  3. #13
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

    Asus P5E3 Deluxe

    PHP Code:
    [B][U]Asus P5E3 Deluxe Wifi[/U][/B][U][/U]

    [
    B]Configure advanced CPU settings[/B]
    CPU Ratio Control............:
      
    Ratio to CMOS Setting......:
    C1E Support..................:
    CPU TM Function..............:
    Vanderpool Technology........:
    Execute Disable Bit..........:
    Max CPUID Value Limit........:
    Intel Speedstep EIST.........:

    [
    U][B]AI Tweaker[/B][/U]
    [
    B]Comfigure System Performance Settings[/B]

    Ai OVerclocking Tuner........: [Manual]
    CPU Ratio Control............: 
    CPU Ratio Setting............:
    FSB Strap to North Bridge....: 
    FSB Frequency................: 
    PCIE Frequency...............: 
    DRAM Frequency...............: 
    DRAM Command Rate............:
    Dram TIming COntrol......... : [Manual]
    [
    B]PriInformation[/B]......: - - - - - - -
    CAS# Latency.................:
    RAS# to CAS #Delay...........:
    RAS# Pre Time................:
    RAS# Active Time.............:
    RAS# to RAS# Delay...........:
    Row Refresh Cycle Time.......:
    Write Recovery Time..........:
    Read to Precharge Time.......:
    [
    B]SecInformation[/B]......: - - - - - - 
    Read to Write Delay (S/D)....:
    Write to Read Delay (S)......:
    Write to Read Delay (D)......: 
    Read to Read Delay (S).......:
    Read to Read Delay (D).......: 
    Write to Write Delay (S).....: 
    Write to Write Delay (D).....:
    DRAM Static Read Control.....: 
    DRAM Dynamic Write Control...: 

    Ai Clock Twister.............:
    Ai Clock Skew for Channel.A..:
    Ai Clock Skew for Channel.B..:
    Ai Transaction Booster.......: 

    CPU Voltage..................:
    CPU PLL Voltage..............:
    FSB Termination Voltage......:
    DRAM Voltage.................:
    North Bridge Voltage.........:
    South Bridge Voltage.........:
    Clock Over-Charging Voltage..:

    Load-Line Calibration........:
    CPU GTL Voltage Reference....:
    NB GTL Voltage Referemce.....:
    CPU Spread Spectrum..........: [Disabled]
    PCIE Spread Spectrum.........: [Disabled

  4. #14
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

    GIGABYTE GA X48T DQ6

    PHP Code:
    [B][U]GIGABYTE GA X48T DQ6 Clock Settings[/U][/B]

    [
    B][U]MB Intelligent Tweaker (MIT)[/U][/B]
    Robust Graphics Booster...........:
    CPU Clock Ratio...................:
    CPU Frequency.....................:
    CPU Host Clock Control............:
    CPU Host Frequency(Mhz)...........:
    PCI Express Frequency (Mhz).......:
    C.I.A.2...........................:
    Performance Enhance...............:
    System Memory Multiplier (SPD)....:
    Memory Frequency(Mhz).............:
    DRAM Timing Selectable ...........:
    [
    B]Standard Timing Control[/B]
    CAS Latency Time (tCL)............:
    DRAM RAS# to CAS#  (tRCD).........:
    DRAM RAS# Precharge (tRP).........:
    Precharge Delay (tRAS)............:
    [
    B]Advanced Timing Control[/B]
    ACT to ACT Delay(tRRD)............:
    Rank Write to READ Delay (tWTR)...:
    Write To Precharge Delay (tWR)....:
    Refresh to ACT Delay (tRFC).......: 
    Read To Precharge Delay (tRTP)....: 
    Static 
    tREAD Value (tRD)..........:
    Static 
    tREAD Phase Adj............: 
    Command Rate (CMD)................:
    [
    B]Clock Driving and Skew Control[/B]
    CPU/PCIEX Clock Driving Control...:
    CPU Clock Skew Control............: 
    (
    G)MCH Clock Skew Control.........: 
    [
    B]System Voltage Control[/B] () = Base Voltages
    DDR3 OverVoltage Control
    ...(1.50v):
    PCI-E OverVoltage Control.,(1.50v):
    FSB OverVoltage... 65nm 1.25v..+:
    (
    G)MCH OverVoltage Control,(1.25v):
    CPU GTLREF1 Voltage*.......(67%)..:
    CPU GTLREF2 Voltage*.......(61%)..:
    Loadline Calibration..............:
    CPU Voltage Control...............:
    Normal CPU Vcore..................:
    Note: * Hidden Features Press [CTRL] + [F1from main Menu to Access FSB 45nm1.15v
    [B][U]Advanced Bios Features[/U][/B]
    CPU Multi-Threading...............:
    Limit CPUID Max to 3..............:
    No-Execute Memory Protect.........:
    CPU Enhanced Halt(CIE)............:
    CPU Thermal Monitor 2.............:
    CPU EIST Function.................:
    Virtuaalization Technology........: 
    Last edited by supershanks; 13-06-2008 at 21:34.

  5. #15
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

    GIGABYTE GA X48 DQ6

    PHP Code:
    [B][U]GIGABYTE GA X48 DQ6 Clock Settings[/U][/B]

    [
    B][U]MB Intelligent Tweaker (MIT)[/U][/B]
    Robust Graphics Booster...........:
    CPU Clock Ratio...................:
    CPU Frequency.....................:
    CPU Host Clock Control............:
    CPU Host Frequency(Mhz)...........:
    PCI Express Frequency (Mhz).......:
    C.I.A.2...........................:
    Performance Enhance...............:
    System Memory Multiplier (SPD)....:
    Memory Frequency(Mhz).............:
    DRAM Timing Selectable ...........:
    [
    B]Standard Timing Control[/B]
    CAS Latency Time (tCL)............:
    DRAM RAS# to CAS#  (tRCD).........:
    DRAM RAS# Precharge (tRP).........:
    Precharge Delay (tRAS)............:
    [
    B]Advanced Timing Control[/B]
    ACT to ACT Delay(tRRD)............:
    Rank Write to READ Delay (tWTR)...:
    Write To Precharge Delay (tWR)....:
    Refresh to ACT Delay (tRFC).......: 
    Read To Precharge Delay (tRTP)....: 
    Static 
    tREAD Value (tRD)..........:
    Static 
    tREAD Phase Adj............: 
    Command Rate (CMD)................:
    [
    B]Clock Driving and Skew Control[/B]
    CPU/PCIEX Clock Driving Control...:
    CPU Clock Skew Control............: 
    (
    G)MCH Clock Skew Control.........: 
    [
    B]System Voltage Control[/B] () = Base Voltages
    DDR3 OverVoltage Control
    ...(1.50v):
    PCI-E OverVoltage Control.,(1.50v):
    FSB OverVoltage Control....(1.10v):
    (
    G)MCH OverVoltage Control,(1.45v):
    CPU GTLREF1 Voltage*.......(67%)..:
    CPU GTLREF2 Voltage*.......(61%)..:
    Loadline Calibration..............:
    CPU Voltage Control...............:
    Normal CPU Vcore..................:
    Note: * Hidden Features Press [CTRL] + [F1from main Menu to Access
    [B][U]Advanced Bios Features[/U][/B]
    CPU Multi-Threading...............:
    Limit CPUID Max to 3..............:
    No-Execute Memory Protect.........:
    CPU Enhanced Halt(CIE)............:
    CPU Thermal Monitor 2.............:
    CPU EIST Function.................:
    Virtuaalization Technology........: 
    Last edited by supershanks; 05-04-2008 at 00:27.

  6. #16
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

    DFI LT X48-T2R

    PHP Code:
    Genie BIOS Template.

    [
    code]
    CPU Feature
    Thermal Management Control
    Disabled
    PPM
    (EISTModeDisabled
    Limit CPUID MaxVal
    Disabled
    CIE 
    Function: Disabled
    Execute Disable Bit
    Disabled
    Virtualization Technology
    Disabled
    Core Multi
    -ProcessingEnabled

    Exist Setup Shutdown
    Mode 2
    Shutdown after AC Loss
    Disabled
    CLOCK VC0 divider
    AUTO
    CPU Clock Ratio Unlock
    Enabled
    CPU Clock Ratio
    :
    Target CPU Clock:
    CPU Clock:
    Boot Up Clock:
    DRAM Speed:
    Target DRAM Speed:
    PCIE Clock100mhz
    PCIE Slot Config
    1X 1X

    CPU Spread Spectrum
    Disabled
    PCIE Spread Spectrum
    Disabled
    SATA Spread Spectrum
    Disabled

    Voltage Settings
    CPU VID Control
    :
    CPU VID Special Add:
    DRAM Voltage Control:
    SB Core/CPU PLL Voltage:
    NB Core Voltage:
    CPU VTT Voltage:
    Vcore Droop ControlEnabled
    Clockgen Voltage Control
    3.45v
    GTL
    Buffers StrengthStrong
    Host Slew Rate
    Weak
    GTL REF Voltage Control
    Disable
    x CPU GTL1
    /REF Volt110
    x CPU GTL 0
    /REF Volt110
    x North Bridge GTL REF Volt
    110

    [size=3][b]DRAM Timing[/b][/size]
    Enhance Data transmittingAUTO
    Enhance Addressing
    AUTO
    T2 Dispatch
    Disabled

    DRAM CLK Driving Strength

    DRAM Data Driving Strength
    Ch1 DLL Default Skew Model
    Ch2 DLL Default Skew Model

    Fine Delay Step Degree

    Clock Setting Fine Delay
    Ch1 Clock Crossing Setting
    AUTO
    DIMM 1 Clock fine delay
    Current
    DIMM 2 Clock fine delay
    Current
    Ch 1 Command fine delay
    Current
    Ch 1 Control fine delay
    Current


    Ch2 Clock Crossing Setting
    AUTO
    DIMM 3 Clock fine delay
    Current
    DIMM 4 Clock fine delay
    Current
    Ch 2 Command fine delay
    Current
    Ch 2 Control fine delay
    Current

    Ch1Ch2 CommonClock Setting
    Auto

    Ch1 RDCAS GNT
    -Chip DelayAuto
    Ch1 WRCAS GNT
    -Chip DelayAuto
    Ch1 Command to CS Delay
    Auto

    Ch2 RDCAS GNT
    -Chip DelayAuto
    Ch2 WRCAS GNT
    -Chip DelayAuto
    Ch2 Command to CS Delay
    Auto 

    CAS Latency Time 
    (tCL):
    RAS# to CAS# Delay (tRCD):
    RAS# Precharge (tRP):
    Precharge Delay (tRAS):
    All Precharge to ActAUTO
    REF to ACT Delay 
    (tRFC): AUTO
    Performance LVL 
    (Read Delay) (tRD): AUTO

    Read delay phase adjust
    Enter

    Ch1 Read delay phase 
    (4~0)
    Channel 1 Phase 0 Pull-InAuto
    Channel 1 Phase 1 Pull
    -InAuto
    Channel 1 Phase 2 Pull
    -InAuto
    Channel 1 Phase 3 Pull
    -InAuto
    Channel 1 Phase 4 Pull
    -InAuto

    Ch2 Read delay phase 
    (4~0)
    Channel 2 Phase 0 Pull-InAuto
    Channel 2 Phase 1 Pull
    -InAuto
    Channel 2 Phase 2 Pull
    -InAuto
    Channel 2 Phase 3 Pull
    -InAuto
    Channel 2 Phase 4 Pull
    -InAuto

    MCH ODT Latency
    AUTO
    Write to PRE Delay 
    (tWR): AUTO
    Rank Write to Read 
    (tWTR): AUTO
    ACT to ACT Delay 
    (tRRD): AUTO
    Read to Write Delay 
    (tRDWR): AUTO
    Ranks Write to Write 
    (tWRWR): AUTO
    Ranks Read to Read 
    (tRDRD): AUTO
    Ranks Write to Read 
    (tWRRD): AUTO
    Read CAS
    # Precharge (tRTP): AUTO
    ALL PRE to RefreshAUTO 
    Last edited by Kelainefes; 16-02-2010 at 18:51.

  7. #17
    tunayx is offline Junior Member
    Join Date
    Apr 2008
    Posts
    18
    Thanks
    0
    Thanked 1 Time in 1 Post

    Asus P5K SE

    Code:
    Asus P5K SE Bios Settings
    Bios 0901
    JumperFree Configuration Settings
    CPU Ratio Settings :
    FSB Strap North Bridge :
    FSB Frequency :
    PCI-E Frequency :
    DRAM Frequency:
    Dram Command Rate
    DRAM Timings:-
    CAS# Latency:
    RAS# to CAS# Delay:
    RAS# Precharge:
    RAS# Activate to Precharge:
    TWR: 
    TRFC: 
    TWTR: 
    TRRD:
    TRTP:
    DRAM Static Read Control: 
    Transaction Booster:
    Cpu Voltage:
    Cpu GTL Voltage reference:
    CPU Spread Spectrum: 
    PCIE Spread Spectrum: 
    CPU Voltage:
    CPU Voltage Reference:
    DRAM Voltage: 
    Clock Over-charging mode:
    Cpu spread spectrum:
    Pcie spread spectrum:
    
    Advance CPU Settings
    CPU Ratio Setting
    C1E Suppport
    Max CPUID Value Limit:
    Vanderpool Technology:
    CPU TM Function:
    Execute Disable Bit
    Intel® Speedstep™ Tech

  8. Thanked By:

    Clunk (08-04-2008)

  9. #18
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

  10. #19
    pistyll's Avatar
    pistyll is offline Junior Member
    Join Date
    Aug 2008
    Posts
    17
    Thanks
    0
    Thanked 0 Times in 0 Posts

    bios template for Asus P5KC

    Asus P5KC Bios Settings
    bios 1105
    JumperFree Configuration Settings
    CPU Clock : 322
    Multiplier : 9
    FSB Frequency : 322
    PCI-E Frequency :100

    DRAM Frequency: ddr2 774
    Dram Command Rate 2t
    DRAM Timings:-
    CAS# 5
    RAS# 5 dram Clocks
    RAS# 5 Dram Clocks
    RAS# 15 Dram Clocks
    TWR: Auto
    TRFC: Auto
    TWTR: Auto
    TRRD:Auto
    TRTP:Auto
    DRAM Static Read Control: Auto
    Transaction Booster: Disabled
    Boost Level : 0
    Clock Over-Charging Mode: Auto
    Level ??
    CPU Spread Spectrum: Disabled
    PCIE Spread Spectrum: Disabled
    CPU Voltage: 1.3375v
    CPU Voltage Reference: Auto
    Load Line Calibration: Enabled
    CPU PLL Voltage: Auto
    DRAM Voltage: 2.10v
    FSB Termination Voltage: Auto
    North Bridge Voltage: 1.40v
    North Bridge Voltage Reference:
    South Bridge Voltage: ??
    Advance CPU Settings
    C1E Support Disabled
    Max CPUID Value Limit: Disabled
    Vanderpool Technology: Disabled
    CPU TM Function: Disabled
    Execute Disable Bit Enabled
    PECI: Not in bios
    Intel® Speedstep Not in Bios
    C2Q Q6600 @ 3.60Ghz
    temps 36 idle 62 load
    vcore 1.3375v bios 1.312v cpuz
    Asus P5-KC-P35
    PNY 8800gt 256meg Freezer7 pro
    Etasis ET750w Quad Rail
    x1gig pc8500 OCZ2N1066SR2G@800 5-5-5-15 2t 2.1v
    200Gig maxtor Sata
    Aspire X-Infinity case
    XP Pro SP3

  11. #20
    supershanks's Avatar
    supershanks is online now Super Moderator
    Join Date
    Sep 2007
    Location
    Up North
    Posts
    5,070
    Thanks
    4
    Thanked 351 Times in 306 Posts

+ Reply to Thread
Page 2 of 7 FirstFirst 1 2 3 4 5 6 7 LastLast

Tags for this Thread

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts